



Advance Information

MBI5169

# 8-bit Constant Current LED Sink Driver with Error Detection


#### **Features**

- Error Detection mode to detect individual LED open-circuit errors
- 8 constant-current output channels
- Constant output current invariant to load voltage change
- Excellent output current accuracy:

between channels: < ±4% (max.), and

between ICs: < ±6% (max.)

- Output current adjusted through an external resistor
- Constant output current range: 5 -120 mA
- Fast response of output current, OE (min.): 400 ns
- 25MHz clock frequency
- Schmitt trigger input
- 5V supply voltage



| Current                      | Accuracy | Conditions                                   |  |  |
|------------------------------|----------|--|--|--|
| Between Channels Between ICs |          | Conditions                                   |  |  |
| < ±4% < ±6%                  |          | $I_{OUT}$ = 10 mA to 60 mA, $V_{DS}$ = 0.6V  |  |  |
| < ±6%                        | < ±12%   | $I_{OUT}$ = 60 mA to 100 mA, $V_{DS}$ = 0.8V |  |  |



#### **Product Description**

MBI5169 succeeds MBI5168 and is designed for LED displays with open-circuit Error Detection extension. MBI5169 exploits PrecisionDrive™ technology to enhance its output characteristics. MBI5169 contains a serial buffer and data latches, which convert serial input data into parallel output format. At MBI5169 output stage, eight regulated current ports are designed to provide uniform and constant current sinks for driving LEDs within a wide range of Vf variations.

While MBI5169 is used in their system design for LED display applications, e.g. LED panels, it provides users with great flexibility and device performance. Users may adjust the output current from 5 mA to 120 mA through an external resistor,  $R_{\rm ext}$ , which gives users flexibility in controlling the light intensity of LEDs. MBI5169 guarantees to endure maximum 17V at the output port. The high clock frequency, 25 MHz, also satisfies the system requirements of high volume data transmission.

MBI5169 exploits the idea of Share-I-O<sup>TM</sup> technology to extend its performance : in addition, MBI5169 is backward compatible with MBI5168 in both electrical characteristics and package aspect. With Share-I-O<sup>TM</sup> technology, users can, without changing the printed circuit board originally for MBI5168, let MBI5169 enter a special function mode, an Error Detection mode, just by setting a sequence of signals on LE(ED1),  $\overline{OE}$  (ED2) and CLK input pins. In the Error Detection mode, MBI5169 detects the status of individual LED connected to MBI5169. The status will be saved in a built-in register. Then, a system controller may read, through SDO pin, the error status from the register to know whether LEDs are properly lit or not. By setting another sequence of signals on LE(ED1),  $\overline{OE}$  (ED2) and CLK input pins, MBI5169 may resume to a Normal mode and perform as MBI5168. In **Application Information**, users can get detailed ideas about how MBI5169 works in the Error Detection mode.

A Share-I-O<sup>™</sup> technique is specifically applied to MBI5169. By means of the Share-I-O<sup>™</sup> technique, an additionally effective function, Error Detection, can be added to LED drivers, however, without any extra pins. Thus, MBI5169 could be a drop-in replacement of MBI5168. The printed circuit board originally designed for MBI5168 may be also applicable for MBI5169.

For MBI5169, the pin 4, LE(ED1), and the pin 13,  $\overline{OE}$  (ED2), can be acted as different functions as follows:


| Pin Device Name                | MBI5169                    |
|--------------------------------|----------------------------|
| Function Description of Pin 4  | LE + Error Detection (ED1) |
| Function Description of Pin 13 | OE + Error Detection (ED2) |




#### **Terminal Description**

| PIN NO. | PIN NAME    | FUNCTION  |
|---------|-------------|---|
| 1       | GND         | Ground terminal for control logic and current sink  |
| 2       | SDI         | Serial-data input to the Shift Register   |
| 3       | CLK         | Clock input terminal for data shift on rising edge  |
|         |             | Data strobe input terminal  |
| 4       | LE(ED1)     | Serial data is transferred to the respective latch when LE(ED1) is high. The data is latched when LE(ED1) goes low. |
|         |             | Also, a control signal input for Error Detection mode (See <b>Timing Diagram</b> )                                  |
| 5-12    | OUT0 ~ OUT7 | Constant current output terminals   |
|         |             | Output enable terminal  |
| 13      | OE (ED2)    | When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).          |
|         |             | Also, a control signal input for Error Detection mode (See <b>Timing Diagram</b> )                                  |
| 14      | SDO         | Serial-data output to the following SDI of next driver IC   |
| 15      | R-EXT       | Input terminal used to connect an external resistor for setting up all output current                               |
| 16      | VDD         | 5V supply voltage terminal  |

### **Pin Description**









### **Equivalent Circuits of Inputs and Outputs**


OE (ED2) terminal




LE(ED1) terminal



CLK, SDI terminal




SDO terminal





### **Timing Diagram**

#### Normal Mode




### **Truth Table (In Normal Mode)**

| CLK      | LE | ŌĒ | SDI              | OUT0 OUT5 OUT 7  | SDO              |
|----------|----|----|------------------|--|------------------|
| <u> </u> | Н  | L  | D <sub>n</sub>   | $\overline{D_n} \dots \overline{D_{n-5}} \dots \overline{D_{n-7}}$     | D <sub>n-7</sub> |
|          | L  | L  | D <sub>n+1</sub> | No Change  | D <sub>n-6</sub> |
| <b>_</b> | Н  | L  | D <sub>n+2</sub> | $\overline{D_{n+2}} \dots \overline{D_{n-3}} \dots \overline{D_{n-5}}$ | D <sub>n-5</sub> |
| <b>—</b> | Х  | L  | D <sub>n+3</sub> | Dn+2 Dn-3 Dn-5   | D <sub>n-5</sub> |
| <b>—</b> | Х  | Н  | D <sub>n+3</sub> | Off  | D <sub>n-5</sub> |



### **Timing Diagram**

#### Normal Mode




### **Truth Table (In Normal Mode)**

| CLK        | LE | OE | SDI              | OUT0 OUT5 OUT 7  | SDO              |
|------------|----|----|------------------|--|------------------|
|            | Н  | L  | D <sub>n</sub>   |  | D <sub>n-7</sub> |
|            | L  | L  | D <sub>n+1</sub> | No Change  | D <sub>n-6</sub> |
| _ <b>_</b> | Н  | L  | D <sub>n+2</sub> | $\overline{D_{n+2}} \dots \overline{D_{n-3}} \dots \overline{D_{n-5}}$ | D <sub>n-5</sub> |
| 1          | Х  | L  | D <sub>n+3</sub> | Dn+2 Dn-3 Dn-5   | D <sub>n-5</sub> |
| <b>—</b>   | Х  | Н  | D <sub>n+3</sub> | Off  | D <sub>n-5</sub> |




#### **Entering Error Detection Mode**




The signal sequence makes MBI5169 enter an Error Detection mode.

#### Reading Error Status Code



A system controller can read Error Status codes through SDO pin.

#### Resuming to Normal Mode



The signal sequence makes MBI5169 resume to the Normal mode.

#### Note:

If users want to know the whole process, that is how to enter the Error Detection mode, read Error Status codes and resume to the Normal mode, please refer to the contents in **Application Information**.



### **Maximum Ratings**

| CHARACTER                               | SYMBOL    | RATING               | UNIT                       |     |
|---|-----------|----------------------|----------------------------|-----|
| Supply Voltage                          |           | V <sub>DD</sub>      | 0~7.0                      | V   |
| Input Voltage                           |           | V <sub>IN</sub>      | -0.4~V <sub>DD</sub> + 0.4 | V   |
| Output Current                          |           | I <sub>OUT</sub>     | +120                       | mA  |
| Output Voltage                          |           | V <sub>DS</sub>      | -0.5~+20.0                 | V   |
| Clock Frequency                         |           | F <sub>CLK</sub>     | 25                         | MHz |
| GND Terminal Current                    |           | I <sub>GND</sub>     | 960                        | mA  |
|   | CN – type |                      | 1.64                       |     |
| Power Dissipation<br>(On PCB, Ta=25°C)  | CD – type | P <sub>D</sub>       | 1.06                       | W   |
| (0 02, 12 20 0)                         | CP – type |                      | 0.88                       |     |
|   | CN – type | 76                   |                            |     |
| Thermal Resistance<br>(On PCB, Ta=25°C) | CD – type | R <sub>th(j-a)</sub> | R <sub>th(j-a)</sub> 117   |     |
| (3 32, 12 20 0)                         | CP – type |                      | 141                        |     |
| Operating Temperature                   |           | T <sub>opr</sub>     | -40~+85                    | °C  |
| Storage Temperature                     |           | T <sub>stg</sub>     | -55~+150                   | °C  |



### **Recommended Operating Conditions**

| Characteristic          | Symbol               | Condition                                | Min.               | Тур. | Max.                 | Unit |  |
|-------------------------|----------------------|--|--------------------|------|----------------------|------|--|
| Supply Voltage          | $V_{DD}$             | -  | 4.5                | 5.0  | 5.5                  | V    |  |
| Output Voltage          | V <sub>DS</sub>      | OUT0 ~ OUT7                              | -                  | -    | 17.0                 | V    |  |
|                         | I <sub>out</sub>     | DC Test Circuit                          | 5                  | -    | 120                  | mA   |  |
| Output Current          | I <sub>OH</sub>      | SDO                                      | -                  | -    | -1.0                 | mA   |  |
|                         | I <sub>OL</sub>      | SDO                                      | -                  | -    | 1.0                  | mA   |  |
| Input Voltage           | V <sub>IH</sub>      | CLK, OE (ED2),<br>LE(ED1) and SDI        | 0.8V <sub>DD</sub> | -    | V <sub>DD</sub> +0.3 | V    |  |
| input voltage           | V <sub>IL</sub>      | CLK, OE (ED2),<br>LE(ED1) and SDI        | -0.3               | -    | 0.3V <sub>DD</sub>   | V    |  |
| LE(ED1) Pulse Width     | t <sub>w(L)</sub>    |  | 40                 | -    | -                    | ns   |  |
| CLK Pulse Width         | t <sub>w(CLK)</sub>  |  | 20                 | -    | -                    | ns   |  |
| OE (ED2) Pulse Width    | t <sub>w(OE)</sub>   |  | 400                | -    | -                    | ns   |  |
| Setup Time for SDI      | t <sub>su(D)</sub>   | Normal Mode<br>V <sub>DD</sub> =4.5~5.5V | 5                  | -    | -                    | ns   |  |
| Hold Time for SDI       | t <sub>h(D)</sub>    |  | 10                 | -    | -                    | ns   |  |
| Setup Time for LE(ED1)  | t <sub>su(L)</sub>   |  | 15                 | -    | -                    | ns   |  |
| Hold Time for LE(ED1)   | t <sub>h(L)</sub>    |  | 15                 | -    | -                    | ns   |  |
| OE (ED2) Pulse Width    | t <sub>w(ED2)</sub>  |  | 2                  | -    | -                    | μs   |  |
| CLK Pulse Width         | t <sub>w(CLK)</sub>  |  | 20                 | -    | -                    | ns   |  |
| Setup Time for LE(ED1)  | t <sub>su(ED1)</sub> | Error Detection Mode                     | 5                  | -    | -                    | ns   |  |
| Hold Time for LE(ED1)   | t <sub>h(ED1)</sub>  | V <sub>DD</sub> =4.5~5.5∨                | 10                 | -    | -                    | ns   |  |
| Setup Time for OE (ED2) | t <sub>su(ED2)</sub> |  | 5                  | -    | -                    | ns   |  |
| Hold Time for OE (ED2)  | t <sub>h(ED2)</sub>  |  | 10                 | -    | -                    | ns   |  |
| Clock Frequency         | F <sub>CLK</sub>     | Cascade Operation                        | -                  | -    | 25.0                 | MHz  |  |
|                         |                      |  | -                  | -    | 0.85                 |      |  |
| Power Dissipation       | PD                   | Ta=85°C                                  | -                  | -    | 0.55                 | W    |  |
|                         |                      |  | -                  | -    | 0.46                 |      |  |




#### **Electrical Characteristics**

| CHARACTERISTIC                                  |              | SYMBOL                  | CONE   | DITION                   | MIN.               | TYP. | MAX.               | UNIT  |
|---|--------------|-------------------------|--|--------------------------|--------------------|------|--------------------|-------|
| Innut \/altage                                  | "H" level    | V <sub>IH</sub>         | Ta = -40~85°C                                    |                          | 0.8V <sub>DD</sub> | -    | V <sub>DD</sub>    | V     |
| Input Voltage                                   | "L" level    | V <sub>IL</sub>         | Ta = -4  | .0~85°C                  | GND                | -    | 0.3V <sub>DD</sub> | V     |
| Output Leak                                     | age Current  | I <sub>OH</sub>         | V <sub>OH</sub> =                                | 17.0∨                    | -                  | 1    | 0.5                | μΑ    |
| Output Voltage                                  | SDO          | V <sub>OL</sub>         | I <sub>OL</sub> =+                               | 1.0mA                    | -                  | •    | 0.4                | V     |
| Output Voltage                                  | 300          | V <sub>OH</sub>         | I <sub>OH</sub> =-                               | 1.0mA                    | 4.6                | -    | -                  | V     |
| Output C  | urrent 1     | I <sub>OUT1</sub>       | V <sub>DS</sub> =0.6V                            | R <sub>ext</sub> =744 Ω  | -                  | 25.0 | -                  | mA    |
| Current   | : Skew       | dl <sub>OUT1</sub>      | I <sub>OUT</sub> =25mA<br>V <sub>DS</sub> =0.6V  | R <sub>ext</sub> =744 Ω  | -                  | ±1   | ±4                 | %     |
| Output C  | urrent 2     | I <sub>OUT2</sub>       | V <sub>DS</sub> =0.6V                            | R <sub>ext</sub> =372 Ω  | -                  | 50.0 | -                  | mA    |
| Current   | Skew         | dl <sub>OUT2</sub>      | I <sub>OUT</sub> =50mA<br>V <sub>DS</sub> =0.6V  | R <sub>ext</sub> =372 Ω  | -                  | ±1   | ±4                 | %     |
| Output C  | urrent 3     | I <sub>OUT3</sub>       | V <sub>DS</sub> =0.8V                            | R <sub>ext</sub> =186 Ω  | -                  | 100  | -                  | mA    |
| Current Skew                                    |              | dl <sub>OUT3</sub>      | I <sub>OUT</sub> =100mA<br>V <sub>DS</sub> =0.8V | R <sub>ext</sub> =186 Ω  | -                  | ±1   | ±6                 | %     |
| Output Current vs.<br>Output Voltage Regulation |              | %/dV <sub>DS</sub>      | V <sub>DS</sub> within 1.0V and 3.0V             |                          | -                  | ±0.1 | -                  | % / V |
| Output Current<br>Supply Voltage                |              | %/dV <sub>DD</sub>      | V <sub>DD</sub> within 4.5V and 5.5V             |                          | -                  | ±1   | -                  | % / V |
| Pull-up Resis                                   | tor          | R <sub>IN</sub> (up)    | ŌE (   | ED2)                     | 250                | 500  | 800                | ΚΩ    |
| Pull-down Re                                    | sistor       | R <sub>IN</sub> (down)  | LE(ED1)  |                          | 250                | 500  | 800                | ΚΩ    |
|   |              | V <sub>DS, Th1</sub>    | When all output ports sink 20mA simultaneously   |                          | TBD                | -    | -                  | ٧     |
|   | uit Error*** | V <sub>DS, Th2</sub>    | When a single output port sinks 20mA             |                          | TBD                | -    | -                  | ٧     |
| Discriminati                                    | on Voltage   | V <sub>DS, Th3</sub>    | When all output ports sink 50mA simultaneously   |                          | TBD                | -    | -                  | ٧     |
|   |              |                         | When a single ou<br>50mA                         | utput port sinks         | TBD                | -    | -                  | V     |
|   |              | I <sub>DD</sub> (off) 1 | R <sub>ext</sub> =Open, OU                       | T0 ~ OUT7 =Off           | -                  | 9    | -                  |       |
|   | "OFF"        | I <sub>DD</sub> (off) 2 | R <sub>ext</sub> =744 Ω,                         |                          | -                  | 10   | -                  |       |
| Supply<br>Current                               |              | I <sub>DD</sub> (off) 3 | R <sub>ext</sub> =372 Ω,                         |                          | -                  | 11   | -                  | mA    |
|   | "ON"         | I <sub>DD</sub> (on) 1  | R <sub>ext</sub> =744 Ω,                         | R <sub>ext</sub> =744 Ω, |                    | 10   | -                  | ]     |
|   | ON           | I <sub>DD</sub> (on) 2  | R <sub>ext</sub> =372 Ω,                         | T0 ~ OUT7 =On            | -                  | 11   | -                  |       |

<sup>\*\*\*</sup> To effectively detect the error occurring at the output port, MBI5169 has a built-in current detection circuit. The current detection circuit will detect the effective current  $I_{OUT, effective}$ , and compare the effective current  $I_{OUT, effective}$ , to the target current  $I_{OUT, target}$ , defined by  $R_{ext}$ . If  $I_{OUT, effective}$ , is much less than the target current  $I_{OUT, target}$ , an error flag will be asserted in the built-in Shift Register. The minimum voltage requirement for such current detection is  $V_{DS, Th1}$ ,  $V_{DS, Th2}$ ,  $V_{DS, Th3}$  and  $V_{DS, Th4}$ .



#### **Test Circuit for Electrical Characteristics**






### **Switching Characteristics**

| CHARACTERISTIC           |                 | SYMBOL                   | CONDITION  | MIN. | TYP. | MAX. | UNIT |
|--------------------------|-----------------|--------------------------|--|------|------|------|------|
|                          | CLK - OUTn      | t <sub>pLH1</sub>        |  | -    | 50   | 100  | ns   |
| Propagation Delay Time   | LE(ED1) - OUTn  | t <sub>pLH2</sub>        |  | -    | 50   | 100  | ns   |
| ("L" to "H")             | OE (ED2) - OUTn | t <sub>pLH3</sub>        |  | -    | 20   | 100  | ns   |
|                          | CLK - SDO       | t <sub>pLH</sub>         | ] ,,,  | 15   | 20   | -    | ns   |
|                          | CLK - OUTn      | t <sub>pHL1</sub>        | V <sub>DD</sub> =5.0 V<br>V <sub>DS</sub> =0.8 V   | -    | 100  | 150  | ns   |
| Propagation Delay Time   | LE(ED1) - OUTn  | t <sub>pHL2</sub>        | V <sub>IH</sub> =V <sub>DD</sub>   | -    | 100  | 150  | ns   |
| ("H" to "L")             | OE (ED2) - OUTn | t <sub>pHL3</sub>        | $V_{IL}$ =GND<br>$R_{ext}$ =366 $\Omega$<br>$V_{L}$ =4.0 $V$<br>$R_{L}$ =52 $\Omega$<br>$C_{L}$ =10 pF | -    | 50   | 150  | ns   |
|                          | CLK - SDO       | t <sub>pHL</sub>         |  | 15   | 20   | -    | ns   |
|                          | CLK             | t <sub>w(CLK)</sub>      |  | 20   | -    | -    | ns   |
| Pulse Width              | LE(ED1)         | t <sub>w(L)</sub>        |  | 20   | -    | -    | ns   |
|                          | OE (ED2)        | t <sub>w(OE)</sub>       |  | 400  | -    | -    | ns   |
| Hold Time for I          | E(ED1)          | t <sub>h(L)</sub>        |  | 5    | -    | -    | ns   |
| Setup Time for           | LE(ED1)         | t <sub>su(L)</sub>       |  | 5    | -    | -    | ns   |
| Maximum CLK Rise Time    |                 | <b>t</b> <sub>r</sub> ** |  | ı    | -    | 500  | ns   |
| Maximum CLK Fall Time    |                 | t <sub>f</sub> **        |  | -    | -    | 500  | ns   |
| Output Rise Time of lout |                 | t <sub>or</sub>          |  | 1    | 70   | 200  | ns   |
| Output Fall Tim          | ne of lout      | t <sub>of</sub>          |  | -    | 40   | 120  | ns   |

<sup>\*\*</sup>If the devices are connected in cascade and t<sub>r</sub> or t<sub>f</sub> is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.


### Test Circuit for Switching Characteristics






### **Timing Waveform**


### Normal Mode








### **Entering Error Detection Mode**



### Reading Error Status Code





#### Application Information


#### Constant Current

To design LED displays, MBI5168 provides nearly no variations in current from channel to channel and from IC to IC. This can be achieved by:

- 1) While  $I_{OUT} \le 60 \text{mA}$ , the maximum current variation between channels is less than  $\pm 4\%$ , and that between ICs is less than  $\pm 6\%$ .
- 2) In addition, the current characteristic of output stage is flat and users can refer to the figure as shown below. The output current can be kept constant regardless of the variations of LED forward voltages (Vf). This performs as a perfection of load regulation.

#### Adjusting Output Current

The output current of each channel ( $I_{OUT}$ ) is set by an external resistor,  $R_{ext}$ . The relationship between  $I_{out}$  and  $R_{ext}$  is shown in the following figure.



Resistance of the external resistor,  $R_{ext}$ , in  $\Omega$ 

Also, the output current in milliamps can be calculated from the equation:

 $I_{OUT}$  is (620 /  $R_{ext}$ ) x 30, approximately,

where  $R_{ext}$ , in  $\Omega$ , is the resistance of the external resistor connected to R-EXT terminal.

The magnitude of current (as a function of  $R_{ext}$ ) is around 50mA at 372 $\Omega$  and 25mA at 744 $\Omega$ .



### Resuming to Normal Mode

Each time the system controller sends the sequence patterns shown above, MBI5169 can resume to the Normal mode. During this phase, the system controller can still send data through SDI pin.


The state of  $\overline{OE}$  (ED2) and LE(ED1) is sampled by the rising edge of each CLK. We use "0" and "1" to represent the state of "Voltage Low" and "Voltage High" respectively. The states of the successive five  $\overline{OE}$  (ED2) and LE(ED1) are (1, 0), (0, 0), (1, 0), (1, 0) and (1, 0).



### MBI5169

# 8-bit Constant Current LED Sink Driver with Error Detection

# Timing Chart for Error Detection Mode (An Example)



- 17 -

May 2003, V0.1



#### Package Power Dissipation (P<sub>D</sub>)

The maximum allowable package power dissipation is determined as  $P_D(max) = (Tj - Ta) / R_{th(j-a)}$ . When 8 output channels are turned on simultaneously, the actual package power dissipation is  $P_D(act) = (I_{DD} \times V_{DD}) + (I_{OUT} \times Duty \times V_{DS} \times 8)$ . Therefore, to keep  $P_D(act) \le P_D(max)$ , the allowable maximum output current as a function of duty cycle is:


$$I_{OUT} = \{ [ (Tj - Ta) / R_{th(j-a)}] - (I_{DD} \times V_{DD}) \} / V_{DS} / Duty / 8,$$
  
where Tj = 150°C.


#### Load Supply Voltage (V<sub>LFD</sub>)

MBI5168 are designed to operate with  $V_{DS}$  ranging from 0.4V to 1.0V considering the package power dissipating limits.  $V_{DS}$  may be higher enough to make  $P_{D(act)} > P_{D(max)}$  when  $V_{LED} = 5V$  and  $V_{DS} = V_{LED} - Vf$ . In this case, it is recommended to use the lowest possible supply voltage or to set an external voltage reducer,  $V_{DROP}$ .

A voltage reducer lets  $V_{DS} = (V_{LED} - Vf) - V_{DROP}$ .


Resistors or Zener diode can be used in the applications as shown in the following figures.








#### **Outline Drawings**



#### MBI5169CD



#### MBI5169CP

